TSMC is now providing 65-nm X Architecture design rules that allow customers to achieve lower cost, higher performance, and lower power designs. In 2005, TSMC became the first foundry to produce an X ...

The Deskew PLL is designed to eliminate the skew between the output of a clock distribution tree and a clock reference. The PLL can also multiply the clock reference by an integer between 1 and 4. It ...